Product Details
＋
The 74LS73 is a dual JK flip-flop IC with asynchronous clear functionality, designed for use in digital logic applications where state changes are needed based on clock pulses. It contains two JK flip-flops that can operate independently.
Asynchronous Clear: Each flip-flop has an asynchronous clear input to reset the output regardless of the clock.
Positive-Edge Triggered: The flip-flops are triggered on the rising edge of the clock signal.
TTL Compatible: Works with standard TTL logic levels.
Registers: Used for temporary data storage and data latching.
State Machines: Ideal for designing sequential logic circuits.
Timing Circuits: Employed in various timing and control applications.
Features:
Dual JK Flip-Flops: Provides two independent JK flip-flops in a single package.Asynchronous Clear: Each flip-flop has an asynchronous clear input to reset the output regardless of the clock.
Positive-Edge Triggered: The flip-flops are triggered on the rising edge of the clock signal.
TTL Compatible: Works with standard TTL logic levels.
Applications:
Counters: Useful in binary counters and frequency dividers.Registers: Used for temporary data storage and data latching.
State Machines: Ideal for designing sequential logic circuits.
Timing Circuits: Employed in various timing and control applications.
Pin Configuration
- 14-Pin Dual In-Line Package (DIP)
- Pin 1: CP (Clock Pin for Flip-Flop 1)
- Function: Clock input for the first JK flip-flop.
- Pin 2: CD (Clear Pin for Flip-Flop 1)
- Function: Asynchronous clear input for the first JK flip-flop. Active low.
- Pin 3: K (Data Input K for Flip-Flop 1)
- Function: K input for the first JK flip-flop.
- Pin 4: VCC
- Function: Positive supply voltage (typically 5V).
- Pin 5: CP (Clock Pin for Flip-Flop 2)
- Function: Clock input for the second JK flip-flop.
- Pin 6: CD (Clear Pin for Flip-Flop 2)
- Function: Asynchronous clear input for the second JK flip-flop. Active low.
- Pin 7: J (Data Input J for Flip-Flop 2)
- Function: J input for the second JK flip-flop.
- Pin 8: Q2? (Inverted Output Pin 2)
- Function: Inverted output of the second JK flip-flop.
- Pin 9: Q2 (Output Pin 2)
- Function: Output of the second JK flip-flop.
- Pin 10: K (Data Input K for Flip-Flop 2)
- Function: K input for the second JK flip-flop.
- Pin 11: GND
- Function: Ground connection.
- Pin 12: Q1 (Output Pin 1)
- Function: Output of the first JK flip-flop.
- Pin 13: Q1? (Inverted Output Pin 1)
- Function: Inverted output of the first JK flip-flop.
- Pin 14: J (Data Input J for Flip-Flop 2)
- Function: J input for the second JK flip-flop.
Package Includes
- 1 x 74LS73 Dual JK Flip-Flop with Clear IC
